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Abstract—This paper presents a novel data detector ASIC for
massive multiuser multiple-input multiple-output (MU-MIMO)
wireless systems. The ASIC implements a modified version of the
large-MIMO approximate message passing algorithm (LAMA),
which achieves near-optimal error-rate performance (i) under re-
alistic channel conditions and (ii) for systems with as many users
as base-station (BS) antennas. The hardware architecture sup-
ports 32 users transmitting up to 256-QAM simultaneously and
in the same frequency band, and provides soft-input soft-output
capabilities for iterative detection and decoding. The fabricated
28nm CMOS ASIC occupies 0.37 mm2, achieves a throughput
of 354 Mb/s, consumes 151 mW, and improves the SNR by more
than 11 dB compared to existing data detectors in systems with
32 BS antennas and 32 users for realistic wireless channels. In
addition, the ASIC achieves 4× higher throughput per area than
a recently proposed message-passing detector.
I. INTRODUCTION
Massive MU-MIMO enables higher per-cell spectral effi-
ciency compared to conventional, small-scale MIMO. This
improvement, however, comes at a significant increase in base-
band processing complexity [1]. In particular, data detection
at the base-station (BS) in the massive MU-MIMO uplink is
among the most critical tasks in terms of power consumption
and throughput [2]. To exacerbate the situation, the complex-
ity of optimal, maximum a-posteriori (MAP), data detection
grows exponentially in the number of user equipment (UE)
antennas [3], which prevents its implementation in practice.
To enable high-throughput massive MU-MIMO data detec-
tion, a variety of low-complexity algorithms (see, e.g., [1], [4])
and application-specific integrated circuits (ASICs) [5]–[7] have
been proposed. These algorithms and ASIC designs either rely
on idealistic channel-hardening assumptions [5], [6] or deploy
approximations [1], [4] to reduce complexity. Unfortunately,
both of these simplifications result in high error rates (i) under
realistic propagation conditions, such as correlation and per-user
path loss, and (ii) in systems where the number of UEs is equal
to the number of BS antennas. As a consequence, achieving
near-optimal performance in realistic systems necessitates novel
data detection algorithms that can be implemented efficiently.
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Contributions: We propose the first data detector ASIC that
achieves near-MAP performance for 32 UEs under realistic
propagation conditions. Furthermore, the ASIC provides soft-
input soft-output (SISO) capabilities for iterative detection
and decoding. The algorithm builds upon the large-MIMO
approximate message passing (LAMA) algorithm [3], which
achieves MAP-optimal error-rate performance for Rayleigh
fading channels and in the large-antenna limit, assuming that
the UE-to-BS antenna ratio is less than a threshold that de-
pends on the constellation. In contrast to linear data detectors,
LAMA exploits information on the constellation to improve
performance; for QPSK, for example, LAMA achieves optimal
performance in the large-antenna limit and for systems where
the number of UE and BS antennas are identical. Since practical
systems are finite-dimensional and real-world channels exhibit
correlation, we include algorithm-level optimizations to support
realistic channels with LAMA. To achieve high throughput at
low area, our ASIC uses coarse-grained pipeline interleaving,
processing two detection problems within the same architecture.
The fabricated 28nm CMOS ASIC outperforms existing designs
under realistic channel conditions and for systems in which the
number of UEs is comparable to the number of BS antennas.
II. MASSIVE MU-MIMO DATA DETECTION
We consider the uplink of a coded massive MU-MIMO
system with U single-antenna UEs and B BS antennas. The
information bit vectors b of the U UEs are encoded on a per-UE
basis (e.g., using a convolutional code) and the resulting coded
bit-stream vectors x are mapped (using Gray labeling) to a
sequence of transmit vectors s ∈ OU , where O corresponds to
the constellation of size 2Q. Each transmit vector s is associated
with UQ binary values xu,q ∈ {0, 1}, u = 1, . . . , U , q =
1, . . . , Q, corresponding to the qth bit of the uth entry (spatial
stream) of s. We assume Es[ssH] = EsIU , where Es is the
symbol variance. The baseband input-output relation of the MU-
MIMO channel is modeled as y = Hs+ n, where H ∈ CB×U
is the MIMO channel matrix, y ∈ CB is the received vector
at the BS, and n is B-dimensional i.i.d. zero-mean complex
Gaussian distributed noise with variance N0 per entry. We
assume that H, N0, and Es are known at the BS.
A. Iterative MIMO Decoding
Iterative detection and decoding in MIMO systems achieves
near-optimal spectral efficiency in MIMO wireless systems [8].
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Algorithm 1 Large MIMO AMP (LAMA) Algorithm
1: inputs: H, y, N0, and Λprioru,q , ∀u, q
2: preprocessing: G˜ = IU − diag(G)−1G with G = HHH, y˜MF =
diag(G)−1HHy, and gu = Guu/U , u = 1, . . . , U
3: initialize: z1 = sˆ1 = 0U×1, and ρ1 = 0
4: for t = 1, 2, . . . , tmax do
5: mean and variance estimation:
sˆt+1 = F(zt, ρtg,Λprior) (mean update)
τ t+1 = G(zt, ρtg,Λprior) (variance update)
τˆ t+1 = 1
B
gTτ t+1
αt = zt − sˆt (Onsager term)
bt = ρtτˆ t+1
6: interference cancellation:
zt+1 = y˜MF + G˜sˆt+1 + btαt (interference cancellation)
ρt+1 = ( 1
B
N0 + τˆ t+1)−1 (post-equalization SINR update)
7: end for
8: output: extrinsic LLR values Λdu,q , ∀u = 1, . . . , U, q = 1, . . . , Q
Reliability information on the coded bits, often expressed as
log-likelihood ratios (LLRs), is iteratively exchanged between
the MIMO data detector and the channel decoder. In each
iteration, a soft-input soft-output (SISO)-capable MIMO data
detector computes extrinsic LLRs for the coded bits xu,q as
Λdu,q = log
(
P[xu,q = 1 | y]
P[xu,q = 0 | y]
)
− Λprioru,q ,
using the received vector y and a-priori LLRs Λprioru,q , u =
1, . . . , U , q = 1, . . . , Q, obtained from the channel decoder.
The extrinsic LLRs Λdu,q , which represent reliability estimates
for each coded bit xu,q , are then passed to the channel decoder,
which computes new a-priori LLRs Λprioru,q , ∀u, q, that are used
by the MIMO data detector in the next iteration. After a small
number of iterations I , the channel decoder generates final
decisions bˆ for the information bit vector b.
B. Hardware Friendly LAMA Algorithm
LAMA is an efficient data detection algorithm based on
approximate message passing (AMP), that is provably optimal
(in terms of error-rate performance) in the large-system limit
(i.e., fix β = B/U and B → ∞) with i.i.d. Rayleigh fading
channels [3]. In each of its tmax iterations, LAMA decouples the
MIMO system into parallel and independent AWGN channels
with equal signal-to-interference-plus-noise ratio (SINR). As
a result, LAMA optimally denoises the parallel AWGN chan-
nels in every iteration, which successively increases the post-
equalization SINR and improves the error-rate performance.
To deal with realistic channel conditions (such as correlation
and per-UE path loss), we apply algorithm-level modifications
to the original LAMA algorithm in [3]. First, we transform
LAMA so that it operates on the U × U dimensional Gram
matrix G = HHH, instead of the B × U channel matrix H,
which reduces the per-iteration complexity. Second, we deploy
message damping techniques [9] to reduce the performance loss
of LAMA in finite-dimensional systems that exhibit correlation
and large-scale UE fading. Specifically, we damp the updates
of τˆ t and ρt by a factor θ ∈ (0, 1], i.e., we use τˆ td instead of τˆ t
in line 6 of Algorithm 1, and τˆ td = θτˆ
t + (1− θ)τˆ t−1d . Third,
we include support for iterative detection and decoding. The
implemented LAMA algorithm is summarized in Algorithm 1
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Fig. 1. Top-level architecture of the LAMA data detector. Data detection is
carried out in a pipeline-interleaved manner, which iteratively processes two
independent detection problems in the mean and variance (MV) estimation
unit and the interference cancellation (IC) unit.
(message damping details are excluded). The functions F and G
correspond to the posterior mean and variance applied element-
wise, i.e., F(z, ρ,Λprior) = ES(S|z = S + ρ−1/2N), N ∼
CN (0, 1) and p(S) can be derived from the a-priori LLRs Λprior;
G can be derived similarly—see [3] for the details.
III. VLSI ARCHITECTURE
Fig. 1 depicts the top-level architecture of the LAMA data
detector. LAMA performs two main tasks per iteration: The
first task estimates the mean and variance (MV) of the data
transmitted by each UE; the second task cancels interference
(IC) among the UEs—both of these tasks are detailed below. To
maximize throughput, two independent detection problems are
processed simultaneously in a pipeline-interleaved manner, i.e.,
one problem per task. The two main processing units, namely
MV and IC, perform the assigned computations in Ts clock
cycles, and the results of both units are exchanged for further
processing in the subsequent iteration. In the last tmax iteration,
the outputs from the IC unit are sent to the LLR computation
unit, which takes TLLR clock cycles. Thus, LAMA delivers a
new set of UQ LLR values at a sustained throughput of
Θ =
UQ
tmaxTs + TLLR
fclk [bit/s]. (1)
The final design supports 32 UEs, which requires Ts = 36
clock cycles and TLLR = 1 clock cycle.
A. Mean and Variance Estimation (MV) Unit
In the first task (line 5 in Algorithm 1), the MV unit
receives estimates of the UE’s data and the associated SINR
to compute mean and variance values. As shown in Fig. 2,
a straightforward MV unit would require a large number of
multipliers. Although statistical independence in the real and
imaginary parts of the transmitted constellation points simplifies
computation from M2-QAM to two M -PAM constellations,
mean and variance computation for 16-PAM (to support 256-
QAM) still requires 16 likelihood function units and a division,
resulting in high complexity. Furthermore, the intrinsic LLR
values obtained from the channel decoder must be transformed
from bit-domain to symbol-domain for SISO processing. To
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Fig. 2. Original MV unit for 256-QAM with separation into
two 16-PAM units. Exact mean and variance computation
entails high complexity and requires high arithmetic precision.
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Fig. 3. Proposed low-complexity computation of message
mean and variance. We transform all computations into the
bit-domain and use the max-log approximation.
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Fig. 4. Fan-out reduction
of matrix-vector multiplication
using Cannon’s algorithm [10].
reduce complexity, existing ASICs [5]–[7] use hard-symbol
clipping or linear approximations, and do not provide support
for SISO processing. However, accurate message mean and
variance computation is key to support realistic channels and
systems with a comparable number of UEs and BS antennas.
To accurately compute the message mean and variance at
low complexity, we (i) compute all quantities in the bit-domain,
(ii) exploit Gray-mapping symmetries, and (iii) use the max-log
approximation. The conversion into the bit-domain and the
max-log approximation only requires 4 log-likelihood functions
for 16-PAM, instead of 16 functions in the symbol domain. In
addition, we avoid the need of a division per UE by using a
LUT-based tanh(·) function as in [8] with 7 input bits.
The resulting architecture, depicted in Fig. 3, also avoids
the need of a division per UE. Furthermore, the architecture
naturally supports SISO processing for iterative MIMO de-
coding. Our simulations in Section IV for various antenna
configurations and channel models show that our approach
entails a negligible performance loss at around 4× lower area.
B. Interference Cancellation (IC) Unit
In the second task (line 6 in Algorithm 1), the IC unit
performs interference cancellation and updates the SINR.
1) 32-MAC matrix-vector multiplication: Interference can-
cellation requires a 32 × 32 complex-valued matrix-vector
multiplication, which we compute sequentially in 32 clock
cycles using a linear array of 32 complex-valued multiply-
accumulate (MAC) units in a column-by-column fashion. To
minimize the critical path caused by the large fan-out of
a conventional linear array of MAC units, Fig. 4 shows a
simplified version of Cannon’s algorithm [10], which circularly
shifts the array’s input vector while sequentially processing
rows of the matrix over multiple clock cycles; this reduces the
vector memory fan-out from 32 MAC units to one MAC unit
and a register. To further reduce the critical path and simplify
placement, each row of the Gram matrix is stored next to each
MAC unit with standard-cell-based latch-arrays.
2) SINR computation: The post-equalization SINR is com-
puted in parallel using a Newton-Raphson (NR) reciprocal
unit [8]. We first shift the input x according to x¯ = 2αx,
α ∈ Z so that x¯ ∈ [0.5, 1), resulting in high numerical stability.
Based on an initial guess obtained from a look-up table, a
single NR iteration is sufficient to compute y¯1 ' x¯−1; the final
result y = 2αy¯1 corresponds to an approximation of x−1.
IV. IMPLEMENTATION RESULTS AND COMPARISON
Figs. 5 and 6 show the PER of our LAMA ASIC in com-
parison with the linear minimum-mean squared-error (MMSE)
equalizer and channel hardening-exploiting message passing
(CHEMP) algorithm [4]. The number of algorithm iterations
are indicated after the dash; e.g., LAMA−14 represents LAMA
with 14 iterations. Outer iterations over the channel decoder
are shown as either none (I = 0; solid lines) or one (I = 1;
dashed lines) iteration. We simulate an LTE-based massive
MU-MIMO-OFDM system at fc = 2 GHz with 1200 active
subcarriers and per-user convolutional coding with rate R. We
use two channel models: (a) Rayleigh fading and (b) WINNER
II typical urban micro [11] to model a realistic propagation
environment. For a typical 256 × 32 (B × U ) massive MU-
MIMO scenario, LAMA achieves the same performance as
linear MMSE, but avoids a matrix inversion; CHEMP suffers
an error floor above 10% PER. For the challenging 32 × 32
system, LAMA significantly outperforms the linear MMSE
detector, achieving more than 11 dB SNR improvements for
the typical urban micro channel; CHEMP fails to successfully
detect packets. Extensive numerical simulations have been
carried out to determine the ASIC’s fixed-point parameters; the
implemented design achieves near-floating-point performance.
A. Implementation Results
Fig. 7 shows a micrograph of the fabricated and fully-
functional 28nm CMOS ASIC with the LAMA detector core
highlighted. The LAMA ASIC only occupies 0.37 mm2; the
rest of the chip contains unrelated designs. The clock signal
was generated by a VLSI test system and directly fed into the
ASIC. At nominal supply of 0.9 V at 300 K, the ASIC reaches
a maximum measured clock frequency of 400 MHz at 151 mW,
which results in 354 Mb/s for 32 UEs transmitting 256-QAM.
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Fig. 5. 256×32 massive MU-MIMO; R = 0.5; 256-QAM; 9600 bits/packet.
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Fig. 8 shows measured energy-efficiency in pJ/bit obtained
via voltage-frequency scaling. By reducing the supply close
to the threshold voltage, the detector achieves optimal energy-
efficiency: at 0.35 V we have 123 pJ/bit (achieving 2.66 Mb/s).
If maximum throughput is desired, one can increase the supply
to 1.15 V and obtain 511 Mb/s (at 670 pJ/b efficiency).
Table I compares LAMA to state-of-the-art massive MU-
MIMO data detectors. Our LAMA ASIC achieves more than
4× improved normalized area efficiency than [7], which com-
putes a matrix inversion. Although LAMA achieves lower area
efficiency (in Gb/s/mm2) than the detectors in [5], [6], these
designs suffer an error floor higher than LTE specifications
under realistic channel conditions (cf. Figs 5 and 6). We note
that the nominal energy efficiency is inferior to other designs
due to increased arithmetic precision requirements in support of
realistic channel conditions and symmetric massive MU-MIMO
systems. To the best of our knowledge, the proposed LAMA
ASIC is the first silicon prototype of a 32-UE massive MU-
MIMO data detector that provides near-optimal error rates under
realistic propagation conditions and for symmetric systems.
Both of these advantages are critical to BS providers as one
can support up to 32 UEs with relatively small (B ≥ 32) BS
antenna arrays under realistic channel conditions.
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